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A new method of designing reversible circuits with inbuilt testability is presented by exploiting the properties of 
quantum controlled NOT and Swap gates. The design process is based on the methodology of placement of gates in such a 
manner that it produces parity preserving circuits. The testability of these circuits can be achieved by comparing the input 
and output parity under single bit fault detection. Experiments are conducted on a set of benchmark circuits which show an 
average reduction up to 51% in operating costs, when compared to existing work. 
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1 Introduction 
Reversible logic circuits are theoretically proven 
for providing nearly energy free computation1. It has 
wide applications in the field of quantum computing, 
optical computing and nano-technology. A few 
physical realizations have already been reported2,3. 
The true functioning of these circuits is another issue 
where testing plays an important role in producing 
desired results. However, it has achieved a notable 
attention by the researchers for the detection of 
single/multiple bit faults, as any fault occurrence 
results in the change of single/multiple values of bits 
at the output wires of the circuit4. Based on reviews 
and analysis of the work in this area, parity checking 
is found most favourable due to the property 
reversible circuits that, they contain same number  
of inputs and outputs. Either parity is generated  
or preserved by means of testable gates5,6 or any 
modification principles7-9. These processes largely 
increase the requirements of extra hardware in terms 
of number of gates, wires, garbage output and logic 
qubits, and consume lot of time to obtain testable 
circuits. As a result, the principle cost of the circuit 
drastically increased which generally accounts 30-
60% of the cost of manufacturing in logic circuits11. 
Utilizing quantum controlled NOT and Swap gates, 
which are known as multiple control Toffoli (MCT) 
and Fredkin gates (MCF), respectively, we present a 
new methodology of designing reversible circuits 
which produces parity preserving circuits, rather 
modifying standard circuit or using new gates for the 
same. This property facilitates the ease of testing with 
these circuits by simply using a parity checker at the 
outputs, showing their inbuilt testability feature and 
eliminates the need of extra time and hardware which 
reduces the principle cost of testing. 
 
2 Proposed Design for Testability Methodology 
When parity preserved architecture are used with 
an arbitrary design methodology, it ensures detection 
of faults occurred due to single bit flip in logic 
circuits without additional hardware12. The proposed 
design methodology is engaged in the creation of 
parity preserving reversible circuits using MCT and 
MCF gates followed by the fault detection process. 
MCT gates are used in the proposed two fold design 
theory and MCF gates are used without any 
modification, to make parity preserving circuits. The 
fault detection process contains the inclusion of a 
parity checker in the designed circuit. Further sections 
discuss both the steps in detail. 
 
2.1 Designing parity preserving circuits 
An MCT gate has m control inputs (k1, k2, ..., km) 
and one target input T, as shown in Fig. 1(a). The 
control inputs follow same input to output relationship 
and the output function f(km,T) can be calculated  
by Eq. (1), where i = {null, 1, 2}. The gate without 
any control is called a NOT gate, which inverts its 
target input. 
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Lemma 1: The circuit reproduced by cascading 
another MCT gate of same size with same control 
inputs and keeping target input on a wire other than 
the place assigned for previous gate is parity 
preserving. 
Proof: For a circuit to be parity preserving, the exor 
of all the inputs and output should result a null value. 
Consider an MCT gate is cascaded keeping with same 
control inputs and keeping target input (T2) on a  
wire other than the place assigned for T1, as shown  
in Fig. 1(b). The new outputs f1(km,T1) and f2(km,T2)  
can be calculated by eq. (1). The exclusive sum of all 
the inputs (I) and outputs (O) calculated in Eq. (2)  
is a null value, where kpr =(k1 ∙ k2 ∙ … ∙ km) and kex = 
(k1 ⊕ k2 ⊕ ... ⊕ kn). Hence, the circuit produced is 
parity preserving: 
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An MCF gate has m control inputs (k1, k2, ..., km) 
and two target inputs t1 and t2 to form a (m+2)×(m+2) 
reversible gate. The gate passes all the control inputs 
directly to respective outputs and the target outputs  
fj are given by Eq. (3), where kpr =(k1 ∙ k2 ∙ … ∙ km). 
The illustration is also shown in Fig. 1(c). The gate 
swap its target input only if k1 = k2 = … = km = 1, else 
they directly passes to their corresponding outputs.  
A gate with m = 0 is called a swap gate, where f1 = t2 
and f2 = t1. 
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Lemma 2: MCF gates are parity preserving. 
Proof: Consider an MCF gate shown in Fig. 1(c), 
the exor of inputs (I) and output (O) calculated in Eq. 
(4) results null value. Here, kpr = (k1 ∙ k2 ∙ … ∙ km)  
and kex = (k1 ⊕ k2 ⊕ ... ⊕ kn). Hence MCF gates 
themselves are parity preserving without necessity of 
any modification. 
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The method of designing reversible circuit is based 
on the selection of gates and the output function to be 
generated. The output function is first separated into 
small logical expressions, the selection of gates and 
their placement will be done in accordance with them. 
The proposed model is depicted in Fig. 2. MCT gates 
are placed in two folds following the methodology 
considered in Fig. 1(b). If a NOT gate is placed on a 
wire, another NOT gate will be situated at any place 
on the wires except the position assigned for previous 
gate, as shown in block B1. For an MCT gate, the 
second gate of the same size is placed whose control 
inputs will be fixed as that of the previous gate and 
the target input will be situated at any place on the 
wires of the circuit except the position assigned to the 
previous gate, as pictured in block B2. If the target 
input of second gate does not find any expression to 
build, it can take a constant input wire to create the 
same. MCF gates are placed in singles and can take 
any position on the wires, as shown in block Bl. 
Preposition 1: The proposed design methodology 
produces testable circuits. 
Proof: Consider a circuit containing Bl blocks as 
shown in Fig. 2. Since, the intermediate stages are 
parity preserving, the exor of previous stage (Ps) and 
next stage (Ms), Ps ⊕Ms = 0; ∀ B = (B1 to Bl). Hence, 
the circuit produced will be parity preserving which 
provide the ease of testing without excess costs. 
 
 
Fig. 1 — Quantum representation (a) MCT gate, (b) equivalent 
DFT and (c) MCF gate. 
 
 
Fig. 2 — Proposed DFT model. 
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2.2 Fault Detection 
Fault detection can be achieved by generating input 
and output parity of the circuit. For n wire reversible 
circuit, the parity checking can be done by using n 
CNOT gates from a wire of the circuit to a new wire 
(Tin) before and after the whole circuit10 as shown in 
Fig. 3. The output of this new wire is called as test 
output (Tout) which can be given by Eq. (5), where ∑ 
denotes xor sum of inputs and outputs. 
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Preposition 2: For Tin = 0, Tout will flips from 
logic 0 to 1 when any single bit fault occurred in the 
circuit. 
Proof: Consider a circuit containing shown in Fig. 
2. For a fault free circuit, Tout = 0 when Tin = 0. 
Consider the occurrence of single bit fault at any level 
of the circuit. Since, each block of the circuit is parity 
preserving, the same parity information will be 
transferred to next level. Hence, the values at the 
output will be inverted in odd numbers. Considering 
O1 → Ō1, Tout = [(I1 ⊕ I2 ⊕ ... ⊕ In) ⊕ ( Ō1 ⊕ O2 
⊕... ⊕ On)] = 1. Finally, the fault occurrence can be 
detected. 
 
3 Algorithm 
When parity preserved architecture are used with 
an arbitrary design For given input variables Vi and 
output function Vo, the Algorithm 1 produces testable 
circuit CT. Vo is divided into small expressions fi to 
form a function list F. Initially, number of gates (N) 
are 0 and wires (n) are taken equal to maximum 
length of Vi and Vo. The gates placement operation 
(Ψ) is done in accordance with fi. For ESOP based 
expression, the operation of placement of an MCT 
gate (Ψm) is done twice. For inversion operation, the 
operation of placement of a NOT gate (Ψi) is done 
twice. The target input of second gates in these 
operations can take any position on the wires except, 
the position assigned for previous gates. If the second 
gate not found suitable wire to obtain fi, it may take a 
constant input wire, which is defined as the 
termination criteria T. For other logical operations, an 
MCF gate is placed at any positions on the wires (Ψf ). 
After each cycle, CT, N and n are updated to obtain the 
properties of resulted circuit. The final circuit is then 
incorporated with parity checker (Φ) for the detection 
of faults. 
 
Algorithm 1 — Operational Summary 
1: Input: Vi and Vo 
2: Output: Testable circuit (CT) 
3: Define termination criteria T  
4: Initialize n = max(Vi.length,Vo.length),  
 CT = 0, F = Vo, N = 0 
5: do 
6:  Perform operation Ψ 
7:  Select function fi from F corresponding to Ψ 
8:  if fi is ESOP function then 
9:  Perform operation Ψm 
10:  Repeat operation Ψm until T 
11:  if T ∉ Fi then 
12:  n = n + 1 
13:  end if 
14:  else 
15:  if fi is inversion function then 
16:  Perform operation Ψi twice 
17:  Repeat operation Ψi until T 
18:  if T ∉ Fi then 
19:  n = n + 1 
20:  end if 
21:  else 
22:  Perform Ψf 
23:  end if 
24:  end if  
25:  Update CT, N and n 
26: while |F| ≠ 0 
27: n = n + 1 
28: Perform operation Φ 
29: Update CT, N and n 
 
4 Performance Evaluation 
The experiments are performed on Intel Core  
I7-4790, 3.60 GHz clock with 4 GB memory. A set  
of benchmark circuit13 are synthesized in accordance 
with the proposed methodology using transformation 
based synthesis on the top of Revkit14. The results in 
terms of wires (n), gates (N), T-depth (TD), T- Count 
(TC), logical qubits (q) and garbage output (G) of the 
circuit are demonstrated15 in Table 1. 
These circuits are also formulated in accordance 
with the existing work related to the present work on 
 
Fig. 3 — Schematic diagram for fault detection. 
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the same platform. The work presented in Nayeem  
et al.8 exploited the principle of modification using 
extended Toffoli gates (ETG) and the other utilizes 
only MCT gates for designing testable reversible 
circuits10. The implementation results for these 
methods are given in Table 2. All the operating  
costs, except q and G, are added for the existing and 
the proposed work separately and compared. It is 
calculated that the proposed work achieved a 
reduction in operating cost by 51%, as compared to 
previous work under design for testability for single 
bit fault detection. 
 
5 Conclusions 
This paper presents a new method of designing 
reversible logic circuits incorporated with inbuilt 
testability feature. The methodology produces parity 
preserving circuits which can be tested by checking 
the input and output parity by means of CNOT gates 
on an extra wire. The requirements of extra hardware 
and time to modify an original circuit into its testable 
form can be eliminated. The results correspond to  
a large reduction in the principle cost and design 
complexity. Hence, the method provides solutions to 
both the problem of designing and testability of 
reversible circuits. MCF gates based synthesis 
algorithm will be developed for the expansion of the 
work in near future. 
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Table 1 — Implementation results. 
aCircuit 
Proposed work 
n N TD TC q G 
xor5 6 4 0 0 6 0 
4mod5 6 8 12 28 6 4 
3_17 4 8 12 28 4 0 
rd32 5 9 18 42 5 2 
c17 8 14 129 301 8 0 
majority 7 14 216 504 7 5 
ex2 7 18 234 546 7 5 
con1 10 21 255 595 10 7 
5mod5 7 22 171 399 7 5 
hwb4 5 26 108 252 5 0 
nthprime4 5 27 132 308 5 0 
cm82 9 28 186 434 9 5 
4_49 5 30 159 371 5 0 
2of5 8 33 330 770 8 6 
rd53 9 33 255 595 9 5 
mod5adder 7 51 813 1897 7 0 
hwb5 6 75 711 1659 6 0 
hwb6 7 165 2166 5054 7 0 
ham7 8 269 7752 18088 8 0 
hwb7 8 393 8880 20720 8 0 
 
Table 2 — Comparison of results with existing method. 
Circuit 
ETG approach [8] MCT approach [10] 
N TD TC N TD TC 
xor5 48 546 1274 4 0 0 
4mod5 82 885 2065 8 12 28 
3_17 9 12 28 12 12 28 
rd32 26 117 273 9 18 42 
c17 193 3366 7854 22 180 420 
majority 184 3402 7938 26 432 1008 
ex2 176 3312 7728 34 360 840 
con1 121 2910 6790 43 396 924 
5mod5 226 3885 9065 38 261 609 
hwb4 28 114 266 29 111 259 
nthprime4 55 507 1183 27 132 308 
cm82 173 3162 7378 34 165 385 
4_49 44 267 623 35 159 371 
2of5 154 1975 12275 46 222 518 
rd53 212 3255 7595 48 228 532 
mod5adder 51 813 1897 56 837 1953 
hwb5 71 651 1519 79 723 1687 
hwb6 163 2352 5488 171 2229 5201 
ham7 166 4230 9870 276 7932 18508 
hwb7 402 8565 19985 401 9018 21042 
